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Abstract
A novel CMOS monolithic analog multiplier capable of operating in two quadrants is
described in this thesis. The multiplier incorporates a voltage-controlled variable linear
resistor comprised of two FET transistors in the feedback network of an operational
amplifier. This novel approach to implementing an analog multiplier results in good
linearity and wide input dynamic range when compared to other implementations where an
FET is incorporated in the feedback network of an operational amplifier. The analog
multiplier, comprised of an operational amplifier and a variable linear resistor, has been
designed. PSpice simulation results are given in support of the multiplier. Experimental
results of a discrete implementation are also given. A comparison between the analytical
model, the simulation results, and the experimental results is presented at the end of this
thesis.
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Chapter 1
Introduction
1.1 Background and Application
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Figure 1.1 - Block Diagram of a Document Scanner
There are many applications in the electrical engineering field for a wide-bandwidth,
voltage-controlled variable-gain analog amplifier. One such application is in document
image digitization. Figure 1.1 illustrates a block diagram which describes a very common
means of digitizing images using a linear charge-coupled device (CCD) [1]. The
components of the block diagram are 1) the light source such as a fluorescent lamp, 2) the
document being scanned, 3) the lens assembly, 4) the light sensor such as a CCD, 5) the
sample and hold circuit, 6) the DC clamp circuit, 7) the video amplifier, and 8) the analog-
to-digital (A/D) converter chip.
Light is emitted by a light source and onto the document being scanned. Rays of light that
strike dark regions of the document are not reflected, while rays of tight that strike tight
regions of the document are reflected in proportion to the "whiteness" of the region. The
reflected rays of light are focused through the lens assembly onto the photo sites of the
CCD. The CCD's photo sites convert the light energy into a proportional amount of
electrical energy (charge). The charge in each photo site is then shifted, with an analog
shift register, through a charge-to-voltage converter. This creates an analog data stream
corresponding to the amount of light striking the array of photo sites at a particular instant
in time. The analog data stream for one raster is shown in Figure 1.2 for a plain white
document.
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Figure 1.2 - CCD Output of One Scan Raster of a White Piece of Paper
The voltage of the data is more negative in the center region than at the ends because the
fluorescent lamp's light intensity is greater in the middle than at the ends. This is referred
to as lamp fall-off. Another contributor to this non-uniform profile is the cos4\|/ function of
the lens where \\f is the angle of inclination, normal to the lens axis.
Figure 1.3 shows a magnified view of a few pixels in the center region of Figure 1.2 to
illustrate undesired characteristics of the video signal. Specifically, it is desirable to insure
that the video signal not exceed input slew rate and bandwidth requirements of the A/D
converter. To prevent this condition from occurring, a sample and hold circuit is used.
Figure 1.3 illustrates the resultant signal after sample and hold.
Output of CCD Device
~ Output of Sample andHold
Figure 1.3 - Output of CCD Device and Output of Sample and Hold
Referring back to Figure 1.2, the region to the far left contains a group of pixels which is
masked off, preventing any tight from striking them. By using a DC clamp circuit, it is
possible to set the voltage level of these black pixels to a known value, usually OV. As a
result, the center region of the data stream is also shifted by the same amount as shown in
Figure 1.4.
The purpose of the video amplifier is to amplify the signal so that the white region in the
center of the data stream is at or near the maximum input voltage of the A/D converter chip.
Setting the gain of the amplifier stage so that the maximum input voltage is reached allows
the system to take advantage of themaximum dynamic range of the A/D chip. Finally, the
digital output data can be output where 0 represents a black pixel and 255 represents a
white pixel in an eight-bit system.
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Figure 1.4 - CCD Output of One Scan Raster of a White Piece of Paper
after DC Clamping
It has been shown that the light output of fluorescent lamps vary as a function of time [2].
Specifically, the phosphor of fluorescent lamps discolor with age causing the frequency
spectrum of emitted light to change and the overall light output to decrease. Fluorescent
lamp output also degrades as a function of temperature. At both high and low
temperatures, the amount of light output by a fluorescent lamp is less than a lamp operating
at some nominal temperature.
As a result of this, a white piece of paper under a new lamp will produce a certain CCD
output voltage for a particular pixel. A few weeks later, the same pixel will have a different
voltage level restricting the dynamic range of the system.
To correct this, two things could be done. The first is to change the reference voltage of
the A/D chip during a calibration process [3]. In doing so, the reference voltage can be
established periodically and, once established, remain fixed until the next calibration. This
allows the system to take advantage of the maximum dynamic range of the A/D converter.
Instead of adjusting the reference voltage of the A/D to match the video level, it is also
possible to vary the gain of the video amplifier to bring the video levels into the range of the
A/D. This approach is described in the following section. Neither implementation,
however, allows the system to correct for the lamp fall-off and lens fall-off described
earlier.
1.2 Application Proposal
Although both systems described above have been adjusted to take advantage of the full
dynamic range of the A/D chip, the digital output data stream is still not uniform and
contains information about the lamp fall-off and lens fall-off. To correct for this, a look-up
table containing factors which could dynamically compensate for the data stream profile on
a pixel by pixel basis could be used. Then, multiplying each pixel by its corresponding
factor will result in a uniform output across the CCD. This method of compensation could
be done on the digital data. It could also be performed in the analog domain where an
analog multiplier is used. In this scenario, a change on one input effectively causes a
proportional change in the gain according to the equation
V0 = ViVcK (1.1)
where: V0 = Output voltage
Vj = Input voltage
Vc = Gain control voltage
K = Gain constant of amplifier
The analog multiplier would be controlled by a gain look-up table which contains the
factors necessary to correct for the fall-offs discussed above on a pixel by pixel basis. A
D/A chip would be used to generate the multiplication factor voltage. A block diagram of
the amplifier stage is shown in Figure 1.5.
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Figure 1.5 - Multiplication Circuit in the Scanner
This thesis presents a detailed description of the design, simulation, and test of the
multiplier stage of the document scanner described above. Chapter 2 describes previous
works in detail. Specifically, it reviews a single transistor multiplier and a variable linear
resistor. Both circuits are the basis for the development of this novel approach to
implementing a wide dynamic range CMOS multiplier.
Chapter 3 describes the analysis and design of the various sub-circuits used in the complete
analog multiplier. The analysis first focuses on the variable linear resistor. It then
discusses the complete multiplier circuit designed around an operational amplifier. The
chapter then discusses the design and analysis of a complete CMOS cascode operational
amplifier suitable for a monolithic design which would incorporate the CMOS variable
linear resistor. Finally, this chapter takes a look at the frequency response of the circuit and
how the variable linear resistor affects the frequency response of the operational amplifier.
Chapter 4 presents the simulation results for both the monolithic design and the discrete
version of the variable linear resistor and the cascode operational amplifier. Finally, the
complete simulation results of both implementations are given with comparisons between
the simulated and the theoretical.
Chapter 5 examines the experimental results of the discrete implementation of the multiplier
circuit These results are compared to the theoretical and to the simulation results of the
discrete version.
Finally, Chapter 6 summarizes the results of the experimental, simulated, and theoretical
data. Limitations are discussed as well as areas of improvement and other
implementations.
Chapter 2
Previous Work
2.1 General
Analog multipliers serve many useful functions in today's technology. They have
application in automatic gain control, communications, neural networks, and frequency
translation. The approach taken by this thesis was originally proposed by Beene [4] in
which an FET is placed in the feedback network of an operational amplifier in order to
achieve an analogmultiplier. Patranabis and Ghosh [5] improved on this idea by enabling
control of range and sensitivity of the circuit. Approximately one year later, Moon,
Zaghloul, and Newcomb [6] disclosed a variable linear resistor with wide dynamic range.
The combination of these two approaches was originally selected as the basis for a variable
gain amplifier for the application described in Chapter 1. After further analysis and
experimentation, it was found that this same new implementation could be expanded to
function as a two-quadrant analog multiplier.
Both of these approaches will be examined in more detail in the following sections.
Section 2.2 will examine a single FET transistor in the feedback network of an operational
amplifier. Limitations of this circuit will also be presented. Section 2.3 will present the
analysis of the variable linear resistor and how this implementation can lead to a much
wider input dynamic range. Finally, section 2.4 will summarize the implementation which
utilizes both approaches to obtain an improved two-quadrant analogmultiplier.
2.2 Single Transistor Multiplier Circuit
The development ofPatranabis and Ghosh [5] relies on the drain-source conductance of an
FET for a given gate voltage. The FET is placed in the feedback network of an operational
amplifier. By varying the conductance of the FET via a control signal at the gate, the gain
could be adjusted to create a multiplier. However, since a single FET operating in the
linear region is used, the input range is limited to approximately 100mV to maintain a
linear relationship in the multiplication process.
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Figure 2.1 - Schematic of a Non-Inverting Amplifier.
Figure 2.1 is a schematic of a basic non-inverting amplifier. The output voltage of this
amplifier circuit is known to be
V0ut = (l + Rf/Rg)Vini (2.1)
V0ut is therefore linearly related toV^ by the gain constant (1 + Rf/Rg).
-vw-
C MR.
Figure 2.2 - Schematic of Multiplier Circuit Using an FET in Place of Rg
The technique of Patranabis and Ghosh [5] relies on the basic concept first proposed by
Beene [4] which utilizes an FET transistor in place of Rg as illustrated in Figure 2.2. By
varying the gate voltage Vjn2, the drain current through MR2 could be controlled.
Assuming that 0 < V^ < Vjn^ - Vj2 (MRj is in the linear mode of operation), the drain
current throughMR2 is
fc^w,,- K'(nonsat)(w^2)[(vin2 - vT2) - v^v^cn- x2yini)
(2.2)
where:
K'
= (loCox
flrj = The surface mobility of the channel for theMOS device.
Cox = The capacitance per unit area of the gate oxide.
W/L = Channel width to length ratio of the MOS devices.
Vt = Threshold voltage of theMOS device.
X = Channel lengthmodulation parameter for theMOS device.
If Vin2 - Vt2 < Vini (MR2 is in the saturation mode of operation), then the drain current
throughMRj is
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iDMR2(sat) = (l/2)K'(sat)(W2^2)(Vin2 - VT2)2(1+ X^Vim) (2.3)
Figure 2.3a is a plot of the drain current through MRj vs. V^ when Vin2 = 5 volts. The
drain current is not linear when Vuij > ~1V. This fact, as will be shown shortly, affects
the linearity of the circuit with respect to Vinj. Close examination of the plot data also
shows that MR2 is in saturation when Vjni = Vin2 Vx2 = 4.1728 volts. Figure 2.3b is a
plot of the drain current through MR2 vs. Vin2 when Vjni = 0.5 volts. This plot shows
that good linearity is achieved with respect to Vin2 provided that Vjn2 > Vt2. Appendix A
lists the various process parameters from MOSIS for their 2.0(im process, runs N21H,
N23Q, N25Y, N27L, and N29T. The averages of these runs were used for this example.
The averages were also used for the design of the analog multiplier described later in this
text. Design parameters used for this example are W2 = L2 = 6|im. Rf is assumed to be 24
KQ.
500 ,
Figure 2.3a - iDMR^ vs. Vini of
Circuit Shown in Figure 2.2 for
Vin2 = 5 V.
Figure 2.3b - iDMR2 vs- vin2 of
Circuit Shown in Figure 2.2 for
Vini = 0.5 V.
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The output voltage of the circuit in Figure 2.2 is seen to be
Vout = Vjnj + iDMR2 Rf (2.4)
Figure 2.4a is a plot of Vout vs. Vinr The plot shows that Vout is not linearly related to
Vjnj over the entire input range. By examining Equation 2.4, it can be seen that Vout is a
function of iDMR2 which was previously shown to not be linear. Figure 2.4b is a similar
plot ofV0ut vs. Vin2. As can be seen, Vout is linear with respect to Vin2 provided Vm2 >
Vt2.
3
e
>
Figure 2.4a - Vout vs. Vjni of
Circuit Shown in Figure 2.2 for
*in2 - 5 V.
Figure 2.4b - Vout vs. Vjn2 of
Circuit Shown in Figure 2.2 for
Vini = 0.5 V.
Figure 2.5a is a plot of Gain vs. Vjni. This plot shows that the gain of the circuit is not
constant over the entire input range. The slope of the gain curve is -0.559. Figure 2.5b is
a plot ofGain vs. Vin2. This figure illustrates thatMR2 is in the cutoff region when Vjn2 -
Vt2 ^ 0. In the cutoff region, no current flows through MR^ and the gain of the circuit
is +1.
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Figure 2.5a - Gain vs. Vj, of
Circuit Shown in Figure 2.2 for
V in2 = 5 V.
Figure 2.5b - Gain vs. Vjn, of
Circuit Shown in Figure 2.2 for
Vini = 0.5 V.
2.3 Two Transistor Variable Linear Resistor
Independent of analog multiplier design, Moon, Zaghloul, and Newcomb [6] describe a
method for implementing a variable linear resistor. The conductance of the variable linear
resistor is found to be linear throughout a wide input voltage range. Although this
implementation has been tested in a simple voltage divider, it has application in analog
multipliers as well.
Moon, Zaghloul, and Newcomb [6] proposed building a variable linear resistor as
illustrated in Figure 2.6. Since the gate ofMRj is connected to the drain of MRT , MRj is
kept in saturation (i.e. Vqs! Vtj ^ VdSi)- Therefore, the current through MRj is
iDMR1(sat) =
d/2)K'
(W1/L1)(Vg - E - VTl)2(l+ Xi(Vg - E))(sat) (2.5)
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It is necessary for MRj to operate in its linear region for this circuit to function properly.
This will become evident shortly (i.e. Vds2 ^ Vgs2 - Vt2). Therefore, the current through
MRj is
iDMR2(nonsat) = K'(nonsat)(W2^2)[(Vin2 - VT2) - Vg/2]Vg(l+ X_V_)
(2.6)
Figure 2.6 - Schematic of the Variable Linear Resistor Proposed by Moon,
Zaghloul, and Newcomb.
By summing the current-voltage curves of MR: and MR2, a straight line is achieved
illustrating that the conductance of the variable linear resistor is indeed linear and that the
input range has been extended. Equations 2.5 and 2.6 are plotted in Figure 2.7 to illustrate
the rv characteristics of the FET's that comprise the variable linear resistor shown in Figure
2.6. Also shown in the figure is the summation of Equations 2.5 and 2.6. The data in
Appendix A is used to generate the curves ofFigure 2.7.
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Figure 2.7 - ig vs. Vg of Circuit Shown in Figure 2.6 for Vjn2 = 5 V.
2.4 Technology Proposal
By taking advantage of the wide dynamic range offered by the variable linear resistor of
Moon, Zaghloul, and Newcomb [6], an analog multiplier can be realized with good input
dynamic range, an improvement to the 100mV limitation of Patranabis and Ghosh [5].
This is possible by placing the variable linear resistor in the feedback network of an
operational amplifier. One advantage of this implementation is that the input dynamic range
has been extended while maintaining good linearity throughout this range. Another
advantage to this implementation is that few transistors are required, making it ideal for a
monolithic implementation.
15
Chapter 3
Analysis and Design
This chapter will focus on the analysis and design of the two-quadrant analog multiplier.
Specifically, the analysis will discuss the various sub-circuits in the multiplier. The
assumptions made during the design process will also be presented in support of a
reasonably good model of the multiplier. This model will then be compared to a model
where no assumptions are made.
The first section, Section 3.1, will detail the analysis of a two transistor variable linear
resistor first proposed by Moon, Zaghloul, and Newcomb [6]. This section will also
compare the results of the analysis to the Shichman and Hodges model [7].
Section 3.2 will study the implementation of the variable linear resistor of Moon, Zaghloul,
and Newcomb [6] in place of the single FET transistor circuit discussed in Chapter 2. This
presentation will also illustrate how the new analog multiplier has increased input dynamic
range with better gain "flatness".
Section 3.3 will describe the design technique of Allen and Holberg for a cascode
operational amplifier [7]. A cascode operational amplifier was selected since it has a
relatively high bandwidth compared to a two-stage unbuffered operational amplifier. The
process to be used is the Orbit 2fi low noise analog N-well process through MOSIS.
16
Section 3.4 will examine the frequency response of the complete monolithic multiplier
which incorporates the variable linear resistor described in Section 3.1 with the cascode
operational amplifier discussed in Section 3.3. The layout for the monolithic multiplier is
included in the Appendix C.
3.1 Analysis of a Two Transistor Variable Linear Resistor
Figure 3.1 - Schematic of the Variable Linear Resistor Proposed by Moon,
Zaghloul, and Newcomb.
The analysis of the circuit illustrated in Figure 3.1 is presented here. First, assume that
Vg > 0. MRj is in the saturation region because of the gate-to-drain connection. Therefore
the current through MRV iDMRi, . is:(sat)
iDMR1(sat) = (l/2)K'(sat)(W1/L1)(VGSl VTl)2d+ WdSi) (3.1)
Assuming A. is approximately zero implies (1+ A,VdSi) = 1 and Equation 3. 1 becomes:
iDMRifsat, = d/2)K'(sat)(W1/L1)(Vg + E - VTl)2l(sat) (3.2)
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We also know thatMRj is in the cut-off region if:
iDMRi(cutoff) = when (Vi + E) ^ VTi (3-3)
Assuming thatMR2 is in the linear region (Vin2 > Vg + Vt2), the current through MR2 is:
iDMR2(nonsat) = K'(nonsat)(W2^2)[(VGS2 VT2) - VDS2/2]VDs2(l+ AVDS2) (3.4)
Assuming X is approximately zero implies (1+ XVds2) = 1 and Equation 3.4 becomes:
iDMR2(nonsat) = K'(nonsat)(W2^2)[(VGS2 VT2) VDS2 - VDS22/2] (3.4a)
Now if 0 < Vg < (Vjn2- Vjj), i.e. ifMR2 is in the linear region, Equation 3.4a becomes:
iDMR2(nonsat) = K'(nonsat)(W2A.2)[(Vin2 VT2)Vg - Vg2/2] (3.4b)
If (VTl E) < Vg < (Vin2 - Vt2), then:
Ig=iDMR1(sat) + iDMR2(nonsat) (3.5)
Substituting Equations 3.2 and 3.4b into Equation 3.5 yields:
Ig = (l/2)K'(gat)(Wi/Li)(Vg + E - VTl)2 + K'(nonsat)(W2/L2)[(Vin2 VT2)Vg - Vg2/2]
(3.6)
Expanding Equation 3.6 and combining like terms yields:
Ig= [(l^K'^CWi/LO (l/2)K'(nonsat)(W2^2)]Vg2 +
[(l/2)K'(sat)(W1/L1)2E2 - (l/2)K'(sat)(W1/L1)VTl +
K'(nonsat)(W2/L2)Vin2 - K'(nonsat)(W2/L2)VT2]Vg +
(l/2)K'(sat)(Wi/L1)(E2 + VTl2 - 2EVTl) (3.7)
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Choosing (l/2)K'(sat)(W1/L1) = (l/2)K'(nonsat)(W2/L2) = K and substituting into Equation
3.7 yields:
Ig= (2KE - 2KVTl + 2KVin2 - 2KVx2)Vg + KE2 + KVTl2 - 2KEVTl (3.8)
Choosing V-Tj = Vr_ =Vr and substituting into Equation 3.8 yields:
Ig= (2KE - 4KVT + 2KVm2)Vg + KE2 + KVT2 - 2KEVT (3.9)
Let a equal the coefficient ofVg and (3 equal the constant term ofEquation 3.9:
a = 2KE - 4KVT + 2KVin2 (3.10a)
(3 = KE2 + KVr2 - 2KEVT= K(E - VT)2 (3. 10b)
Ig=ccVg+p (3.10c)
Choosing E = Vr:
a = 2KVT - 4KVT + 2KVjn2= 2K(Vin2 - VT) (3.11a)
(3 = 0 (3.11b)
Ig=aVg (3.11c)
Substituting Equation 3.11a into Equation 3.11c yields
Ig=2K(Vin2-VT)Vg (3.12)
Equation 3.12 is plotted and compared to the summation curve ofFigure 2.7 in Figure 3.2.
It can be seen that Equation 3.12 is a good approximation to the summation of iDMRi and
iDMR2 (refer to Figure 2.6). The data shown in Appendix A is used to create the plot
shown in Figure 3.2.
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The discrepancy illustrated in Figure 3.2 can be attributed to the assumption that
(1+ XVdSi) - * and (1+ ^VDS2) = 1. In fact, if X = 0, the two curves of Figure 3.2 are
identical provided that (V^ > Vg + Vx2) and 0 < Vg < (Vjn2- Vjj). This observation
verifies the algebra of the above analysis and shows that the assumptions are valid.
1ZJU
AEquation 3.12
/^
a
1000 O Id(MRl) + Id(MR2) P&
^ 750
<
~ 500
250
Oi
0 12 3 4 5
Vg (V)
Figure 3.2 - Equation 3.12 Compared to Figure 2.7.
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3.2 Analysis of a Two Transistor Multiplier Circuit
Recognizing thatEquation 3.12 is similar in form to Ohm's Law:
Rgeq=l/= l/[2K(Vin2-VT)] (3.13)
Now the transistor circuit of Figure 3.1 can replace the discrete resistor Rg of Figure 2.1.
The schematic of this circuit is shown in Figure 3.3.
Substituting Equation 3.13 into Equation 2.1 yields
Vout = KRfV^Vim - KRfVTVini + Vini (3.14)
Since K' and Vr are constant for the technology being used in fabricating the analog
multiplier, it is possible to select a value for Rf which will cause the second term in
Equation 3.14 to equal Vini. In other words,
Rf=l/(KVT) (3.15)
I
-AAAA-
f
*-
1
T
Figure 3.3 - Schematic of Analog Multiplier Utilizing the Two Transistor
Variable Resistor
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Substituting Equation 3.15 into Equation 3.14 causes the second and third terms to drop
out and Equation 3.14 becomes themultiplier function sought
VoutsVin^AWVr when: Vin2>Vini+Vr (3.16)
Equation 3.16 holds true only when Vin2 ^ Vjni + Vr in order to keep MR2 in its linear
region. When MR2 is in the saturation region (Vini > Vin2 - Vr), the circuit ceases to
function as amultiplier. Under this condition, Vout becomes the voltage across the variable
linear resistor, Vjni, plus the voltage across the feedback resistor:
Vout =Vini+lRfRf
= Vinj + KVin^Rf / 2 + K(Vin2 - VT) 2 Rf /2 when: V_,2 < Vini + VT
(3.17a)
When MR2 is in the cutoff region (Vin2 Vr < 0), Vout becomes independent of V,n2 and
the circuit once again ceases to function as a multiplier. Under this condition, Vout is again
the voltage across the variable linear resistor, Vini, plus the voltage across the feedback
resistor:
Vout =V_,1+lRfRf
= Vinj + KVini2Rf / 2 when: Vin2 < VT (3. 17b)
Figure 3.4a is a plot ofVout vs. Vini. The plot shows that Vout is now linearly related to
Vinj over the input range as defined by equation 3.16. Although not obvious in the figure,
the curve is defined by Equation 3. 17a when Vini > Vin2 - Vr . Since X * 0, a slight error
exists as illustrated in the figure. When compared with Figure 2.4a, the input dynamic
range has been significantly improved while maintaining a reasonable linear relationship.
Figure 3.4b is a similar plot ofVout vs. Vin2. As can be seen, Vout is linear with respect to
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Vin2 provided Vjn2 > Vj2. Furthermore, we see that the assumption X = 0 does not affect
Vout as a function ofVin2 and so the addition ofMRi does not have a significant effect on
the slope of the curve. We can therefore conclude that the addition of MR! improves the
input dynamic range and linearity without significantly affecting the rest of the circuit.
Figure 3.5a is a plot ofGain vs. V^. This plot shows that the gain of the circuit is now
constant over most of the input range with a slope of 0. Again, since X * 0, there is a
slight error illustrated in the figure. The slope in this case is 0.101 which is more than a 5x
improvement over the circuit ofFigure 2.2 (refer to Figure 2.5a). Figure 3.5b is a plot of
Gain vs. Vin2. This figure illustrates the effect of MP^ entering the cutoff region when
Vin2 Vt2 < 0. In the cutoff region, no current flows through MR2, and the gain of the
circuit is +1. Once again, the addition of M^ doesn't seem to significantly effect the
performance of the circuit with respect to Vjn2. We can therefore conclude that the addition
ofMRj improves the gain
"flatness"
without significantly effecting the rest of the circuit.
Figure 3.6a through Figure 3.7b illustrate the theoretical performance curves of the discrete
implementation of the monolithic two-quadrant analog multiplier using the process
parameters outlined in Appendix B.5. In this case, Vr = 1.6V, which is defined by the
PSpice model for the variable linear resistor transistors used in the discrete implementation.
Consistent results are achieved in the discrete case.
In Figures 3.4a, 3.5a, 3.6a, and 3.7a, we noted a sensitivity ofVout to the channel length
modulation parameter, X, when compared to Vini. This can be explained by examining
Equation s 3.1 and 3.4. In both equations, the factor (1 + XV^s) illustrates how X affects
the overall rv characteristics of the variable linear resistor and therefore Vout vs. Vjni. It
23
does not have an affect on the IV characteristics of the variable linear resistor when Vout is
compared to Vin2 since Vjn2 (Vgs) has no effect on the channel length as evident in
Figures 3.4b, 3.5b, 3.6b, and 3.7b.
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Figure 3.6a - V0t vs. Vini of
the Discrete Implementation for
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3.3 Design of the Cascode Operational Amplifier
The fabrication process selected for this design was Orbit's 2.0p. low noise analog N-well
CMOS process through MOSIS. A two-stage cascode operational amplifier was the
architecture selected since it has a relatively high bandwidth when compared to a two-stage
unbuffered operational amplifier. The cascode operational amplifier shown in Figure 3.8 is
comprised of a differential stage (Mi M5) followed by the cascode output stage (M6 M9,
MCj MC3).
The circuit requirements were selected based on typical performance characteristics of a
2.0(1 CMOS operational amplifier. Since the purpose of the design is illustrative,
reasonable constraints were placed on the design. The circuit requirements are listed
below:
Circuit Requirements
Supply Voltage: 5VDC
Slew Rate: 5V/uS
Output Voltage Swing: 3V
Gain Bandwidth: 5MHz
Open Loop Gain: 5000
Input CommonMode Range: 3V
Load: 50pF and 10MQ
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Figure 3.8 - Schematic of the Two-Stage Cascode Operational Amplifier
The design of a cascode operational amplifier used for this thesis is based on the design
method taught by Allen and Holberg [7]. All calculations are based on the average process
parameters shown in Appendix A.
The first step is to determine the sink and source current capability of the operational
amplifier. This is accomplished by knowing the desired slew rate for a given capacitive
load. This can be determined from:
x = RCL = (V/I)*CL (3.18)
Therefore
Iout = 5v/uS * 50pF = 250|iA (3.19)
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If the maximum output sinking current is to be equal in magnitude to the maximum output
sourcing current, then the width-to-length ratios of the circuit transistors (S) are
Si=S2, S3=S4, S6=S9, S7=S8 (3.20)
Now choosing I5 = IOOjiA and knowing that undermaximum dynamic conditions all of the
current in I5 will flow through M3 or M4, we can apply the current mirror equation as
follows:
Iout = (S6/S4)l5 (3.21)
and,
S6 = S9 = Iout S4 / I5 = 2.5 S4 = 2.5 S3 (3.22)
Assuming that,
Vdscisat = Vds7sat (3.23)
Implies that
Vdscisat = Vds7sat = -(Vss - Voutmax) / 2 = 1V (3.24)
And themaximum current through Mci andM7 is
Ici = I7 = 250|iA (3.25)
Using the saturation equation yields
S7 = So = (2 I7) / (K'Nsat Vds7sat2) = (2Ici) / (K'Nsat Vdscisat2) = 9.9 (3.26)
From Equation 3.20 above
Sg = S7 = 9.9 (3.27)
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Similarly
S6 = SC2 = (2 I6) / (K'Psa: Vds6sat2) = (2 Ic2) / (K'psat VdsC2sat2) = 27.3 (3.28)
From Equation 3.22 above
S9 = S6=2.5S4=2.5S3 (3.29)
Implying
S4= S3 = 10.92 (3.30)
For a first order approximation, Allen and Holberg [7] ignore bulk effect for calculating
biasing voltages for the output stage. This was found to not be sufficient during simulation
and that bulk effect must also be considered.
Vbp = Vdd - Vds6sat VdsC2sat V,__ (3.31a)
Vbn = Vss + Vds^ + Vdscisat + Vtd (3.31b)
where:
Vt = V,o + y[V(2l<|)l Vsb)-V(2|W)] (3.32)
The above equations yield
V^ = 1.797 and V^ = -2.075 (3.33)
Next, the input common-mode range must be considered. To do this, the minimum value
for S3 is calculated and compared to the value calculated in Equation 3.30.
S3 > 2 I5 / K'Psat(-Vinmax + Vdd - IVto3lmax + Vtimin)2 (3.34)
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Ignoring bulk effect (Vsb = 0) yields:
S3 > 3.04 (3.35)
A larger value for S3 will yield a larger Vinmax and therefore S3 = 10.92 is acceptable:
Vimax = V^ V(I5 / K'Psat S3) - IVtoaUr + Vtimin = 3.23V (3.36)
The next step is to calculate the value for Si (and S2). The overall open-loop gain the
operational amplifier is equal to the product of the gain of the differential stage and the gain
of the output stage:
Av = AVdiffAVoutput = (gmi / g^) * ((gm6 + gm7) R,| / 2) (3.37a)
where:
Avdiff = gml / gm3 (3.37b)
Av0utput = (gm6 + gm?) Rl / 2 (3.37c)
gm = A/(2K'satIdS) (3.37d)
Rn = (gmc2 rdsc6 rds6) II (gmcl rdsc7 rds7) (3.37e)
rds = l/a.Id) (3.37f)
from the above equations,
gm3 = 141.2 \}S, gm6 = 353.6 |iS, gm7 = 353.6 |iS, RN = 8.4Mfl (3.38)
and knowing Av > 5000 yields
gml = gm2 238 p.S (3.39)
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The gain bandwidth requirement also must be used to find an acceptable value for gmi and
gm2:
GB > gmi (gm6 + gm7) / (2 gm4 C,|) (3.40a)
where:
Qi = the output load capacitance (3.40b)
From the above equation,
gml = gm2 = 628.3 |IS (3.41)
which satisfies Equation 3.39. Using Equation 3.37d yields,
Sj = S2 = 78.0 (3.42)
It is also necessary to verify that the common-mode range, CMR, specification has been
met.
Vmmax = Vdd - V(Id5sat / fc) - IVto3lmax Vti___ = 3.23 V (3.43a)
Vmmin = Vss + V(Id5sat / pi) + VtVax + Vds5sat= -3.84 V (3.43b)
where:
P = (K')W/L=(K')S (3.43c)
Vds5sat = V(Id5sat / K'Nsat S5) = 0.28 V (3.43d)
The final open-loop gain and gain bandwidth product are found using Equations 3.37a and
3.40a, respectively, to be Av = 13,197 and GB = 5 MHz.
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Finally, the bias voltage at the gate ofM5 is calculated.
Vbias = Vss + Vto5 + Vds5sat = -3.892 V (3.44)
Below is a list of the W/L ratios rounded-off for a 2(im process, final performance
characteristics, and bias voltage requirements:
Sink/Source Current 250pA
S7 = Sg = Sci 10
S6 = S9 = Sc2 = Sc3 27.5
S3 = s4 11
Gate VoltageMci -2.075
Gate VoltageMc2 1.797
Si=S2 78
Gate VoltageM5 -3.892
Final Open-Lop Gain 13,197
Final Gain Bandwidth Product 5MHz
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3.4 Frequency Analysis of the Monolithic Multiplier
In this section, an analysis of the frequency response of the circuit will be presented. First,
the frequency response of the CMOS monolithic open-loop operational amplifier will be
studied followed by the frequency response of the variable linear resistor. Finally, the
system frequency response will be presented.
Examining Figure 3.8, two nodes will affect the frequency response of the open-loop
operational amplifier. The first node is at the output, Vout- Using the process parameters
listed in Appendix A, the capacitance at this node is:
Cz = CGDci + CGDC2 + Cload (3.45)
= Qoad = 50 pF
The resistance at this node is:
Rz= Rloadll RT II RB (3.46a)
= 10 MQ II 3.56 MQ II 24.7 MQ. = 2.37 MQ
where:
RT= rds6 + rdsC2 + gmC2rds6rdsC2(1+TlC2) (3.46b)
= rds6 + rdsC2 + gmC2 rds6 rdsC2 = 3.56 MQ
RB = rds7 + rdsci + gmci rds7 rdscit1 + TlCl) (3.46c)
= rds7 + rdsci + gmci rds7 rdsci = 24J^
r\ = gmbs/gm = 0 (3.46d)
The dominant pole is therefore:
f0 = l/(2itC2Rz) = 1.343 kHz (3.47)
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A similar analysis can be done for the second node. This node is at the drain of M2. The
resistance at this node is:
Rx = rds4 !/gm4 rds2 d + gm2 rds5) <3"48)
= 1/(gds2 + gm4) = 6.933 kQ
Using the large signal model, the capacitances for this node can be calculated [8]. The
capacitance at this node is :
Cx = Cds2 + Cgb4 + Cgs4 + Cgs6 + CgsC2 (3-49)
As will be seen later, some of these capacitances are assumed to be zero by PSpice.
Therefore, they will also be assumed to be zero for comparison purposes. Equation 3.49
therefore becomes:
Cx = Cgs4 + Cgs6 + CgsC2 = 4^-6 ff (3.50a)
where:
Cgs4 = (Cgs4 (0) / F2) (F3 + Vgs4 / 2 PHIQ) = 70.8 fF (3.50b)
Cgs6 = (Cgs6 (0) ' F2) <& + Vgs6 ' 2 Pffl0) = 1943 ff (3-50c)
Cgs6(0) = (CgsC2(0)/F2)(F3 + VgsC2/2PHIo) = 212.5 fF
(3.50d)
Cgs4 () = CGS0 (WeffM4) + (2 / 3) Cox WeffM4 LeffM4 (3.50e)
Cgs6 (> = CgsC2 () = CGS0 (WeffM6) + (2 / 3) CoxWeffM6 LeffM6 (3.50f)
Weff = W 2WD , (3.50g)
Leff=L-2LD (3.50h)
F2 = (1 - FC)( l + m ) = 0.34 (3.50i)
F3 = l-FC(1 + m) = 0.66 (3.50j)
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FC = 0.5
m = 0.545
(3.50k)
(3.501)
The second dominant pole is therefore:
fl = l/(2 7tCxRx) = 48 MHz (3.51)
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Figure 3.9 - Schematic of the Feedback Network
A similar analysis must be done for the variable linear resistor before a system level
frequency response can be calculated. Examining Figure 3.9, it can be seen that only one
node needs to be considered and is labeled Vg. The capacitance at this node is:
C = C gsMRl " C gdMR2 - li52
ft7 (3.52)
where:
C gsMRl = CGS0 (WeffMRl) + (2 / 3) Cox WeffMRl LeffMRi = 1.52 fF
C gdMR2 = tCGD0 + C1 / 2> COX LeffMR2 ] WeffMR2 = 0.00152 fF
(3.52a)
(3.52b)
Since this capacitance is so small, we can ignore the effects of this circuit on the overall
system performance.
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Figure 3.10 s-Domain System Block Diagram
The general frequency domain transfer function of the system shown in Figure 3.10 is
known to be:
Vout(s) /Vim(s) = A(s) / (1 + A(s) B(s)) (3.53)
From the previous analysis, it is known that there are two poles associated with the
operational amplifier:
A(s) =A0/(l + s/2 7tf0)(l + s/2 7tfi) (3.54)
And a single pole associated with the linear resistor:
B(s) = Bo/(l + s/27tf2) (3.55)
From the previous analysis, it was shown that ii is very large. Therefore, Equation 3.55
becomes:
B(s) = B0 (3.56)
Substituting Equation 3.54 and 3.56 into 3.53 yields:
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Vout(s) / Vim(s) = A0 / ((1 + s / 2 tc f0)(l + s / 2 k fi) + A0 B0) (3.57)
After working through some algebra, the above equation becomes:
V0ut(s) /Vim(s) = A0 / 22 %2 fn fl/(s2 + 2n (f0 + fi) s + 22 tc2 f0 fi (A0 B0 + 1))
(3.58)
Comparing the above equation to the general second order transfer function of a low-pass
system shown below:
Vout(s) /Vini(s) = A0 C0n2 / S2 + 2 C con s + n2 (3.59)
It can be seen that the pole frequency of the system is:
fn = >/(fo fl (An B0 +1)) (3.60)
However, Bo is a function of Vin2. Therefore, fn will vary depending on Vjn2. By
examining the circuit of Figure 3.9, it can be seen that the gain of the linear resistor is
established by the voltage divider circuit comprised ofRf and Rgeq:
B0 = Rgeq/(Rgeq + Rf) (3.61)
where: Rgeq was defined in Equation 3. 13
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From this information, a table can be created which describes the pole frequency fr for a
given VM.
Vin2 Reea Bo fn
1 114.4kQ 0.82 17.2 MHz
2 16.6 kQ 0.41 12.2 MHz
3 9.1 kQ 0.28 10 MHz
4 6.3 kQ 0.21 8.7 MHz
5 4.7 kQ 0.16 7.6 MHz
Table 3.1 - Pole Frequency for Various Vjn2
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Chapter 4
PSpice Simulation Results
This chapter will discuss the simulation results of the various sub-circuits in the monolithic
implmentation. Simulation results will also be given for the complete monolithic circuit. A
similar set of simulation results will be presented for the complete discrete implementation.
Section 4.1 will illustrate the PSpice simulation results for the monolithic variable linear
resistor discussed in Chapter 3. In this section, a level 1 simulation and a level 3
simulation will be compared to the theoretical model developed in the previous section. It
will be shown that the level 1 simulation model is very consistent with the analytical model
developed in the previous section. A level 3 simulation will also be discussed, illustrating
discrepancies between the two models. This will be an important issue when the
experimental data ofChapter 5 is reviewed and compared to the analytical model of Chapter
3.
Section 4.2 will discuss the simulation results of the cascode operational amplifier. In this
section, the open-loop characteristics will be discussed and compared to the operational
amplifier designed in Chapter 3. Unity gain characteristics will also be evaluated. The
characteristics of the operational amplifier are tabulated at the end of this section.
Section 4.3 discusses the simulation results of the complete monolithic analog multiplier.
The results will be compared to the analytical model described in Chapter 3. Once again,
discrepancies between level 1 and level 3 models will be documented.
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Finally, Section 4.4 will discuss the simulation results of the discrete version of the analog
multiplier. Since the integrated circuit chip was never tested, a discrete implementation was
built and tested. The results of this experiment, described in Chapter 5, will be compared
to the simulation results of this section.
4.1 Simulation of a Two Transistor Variable Linear Resistor
Figure 4.1 is the schematic of the variable linear resistor used for simulation. This
schematic is identical to Figure 3.1 and includes the node numbers used in the PSpice input
file. Appendix B. 1 is the input file used for the simulation.
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Figure 4.1 - Schematic of the Variable Linear Resistor to be
Simulated.
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Figure 4.2a - Level 1 PSpice Simulation of the Variable Linear
Resistor Circuit of Figure 4.1.
Figure 4.2b - Level 3 PSpice Simulation of the Variable Linear
Resistor Circuit of Figure 4.1.
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The results of the level 1 simulation are shown in Figure 4.2a. Examining the slope of the
total current through both transistors, it can be seen that these results are approximated by
the analytical model very well (refer to Figure 2.7). A similar simulation was performed
using a level 3 PSpice model for the transistors. The results of this simulation are shown
in Figure 4.2b. In this case the discrepancy is quite high. In fact, the error is greater than
2x. These discrepancies can be attributed to two items. The first is that the Shichman-
Hodges model used for the PSpice level 1 model is different than the semi-empirical model
for level 3 which takes into account process geometries. The other contributor to the error
is the assumption that the channel width modulation parameter for the transistor, X, is
negligible.
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4.2 Simulation of the Cascode Operational Amplifier
Figure 4.3a illustrates the schematic of the cascode operational amplifier used for this
simulation. It is identical to Figure 3.8 with the addition of the bias voltage circuits and the
node identification numbers for the simulation. In order to simplify the simulation, the
circuit ofFigure 4.3a was implemented as a sub-circuit as illustrated in Appendix B.2 and
Appendix B.3. Figure 4.3b illustrates the open-loop test circuit used to evaluate the
performance of the cascode operational amplifier. Figure 4.3c illustrates the unity-gain test
circuit used to evaluate the performance of the cascode operational amplifier.
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Figure 4.3a - Cascode Operational Amplifier Schematic
V.
Figure 4.3b Open-Loop Test Circuit for Cascode Operational
Amplifier
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Figure 4.3c - Unity-Gain Test Circuit for Cascode Operational
Amplifier
Figure 4.4a illustrates the frequency response of the open-loop operational amplifier.
Although there is quite a discrepancy between the theoretical and simulated open-loop
gains, the original design called for a gain of 5000 (74 dB). Figure 4.4b is the phase
response of the circuit. Figure 4.5 shows the output swing of the open-loop operational
amplifier. Figure 4.6 illustrates the output voltage swing of the operational amplifier
configured as a unity gain amplifier. It can be seen that the linearity of the amplifier is quite
good. Figure 4.7 shows the slew-rate of the unity gain amplifier. From these figures, the
following characteristics can be obtained:
Parameter Theoretical Simulated
Gain Bandwidth Product 5MHz 4.5 MHz
Open-Loop Gain 13197 (82 dB) 5623 (75 dB)
Dominant Pole 1.343 kHz 1kHz
Other Poles 48 MHz 60MHz
Output Voltage Swing 3 volts 4.6 volts
Slew Rate 5 V/|isec 4.71 V/|isec
Table 4.1 - Simulation Performance Characteristics of the
Open-Loop Operational Amplifier
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Figure 4.4a - Frequency Response Plot of Open-Loop Cascode
Operational Amplifier
Figure 4.4b - Phase Plot of Open-Loop Cascode Operational
Amplifier
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Figure 4.5 - Output Swing of Open-Loop Cascode Operational
Amplifier
Figure 4.6 - Output Voltage Swing of Operational Amplifier
Configured for Unity Gain
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Figure 4.7 - Slew Rate of Operational Amplifier
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4.3 Simulation of the Monolithic Analog Multiplier
Figure 4.8 is the complete schematic of the monolithic two-quadrant analog multiplier. It
includes node numbers which correspond to the simulation file. Figure 4.9a shows how
Vout varies vs. V^j. The top curve corresponds to a level 1 PSpice simulation for Vin2 =
5 V. Because of the gain established by the feedback resistor and the variable linear
resistor, Vinl is restricted to vary between 0 and 600 mV in order to prevent the output
from clipping. As will be shown later with the discrete model, a different process with a
large VT yields a smaller gain range. As a result, the inputs can have an even larger
dynamic range.
If Figure 4.9a is compared with Figure 3.6a, the top curve of Figure 4.9a (the level 1
simulation ) closely approximates the analytical model. This, of course, makes sense since
the analytical model was based on level 1 equations. If a first order approximation is
acceptable, then the analytical model is a good estimator. If second order effects must be
considered, then a level 3 simulation is in order. The bottom curve of Figure 4.9a
corresponds to a level 3 simulation. The discrepancies between the analytical model and
the level 3 simulation can be attributed to the equations used for the level 3 simulation.
Figure 4.9b illustrates how Vout varies asV^ changes for a fixed value of Vinl = 0.5 V.
Once again, the top trace corresponds to a level 1 simulation which corresponds to Figure
3.6b. When compared to Figure 3.6b, we see that the level 1 simulation once again is
closely approximated by the analytical model used to plot Figure 3.6b. The bottom trace
represents the results of the level 3 simulation. Again, the error is associated with the
model used.
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Figure 4.10a illustrates the gain ofFigure 4.9a asV^j is varied. This plot corresponds to
the analytical model used to plot Figure 3.7a. Once again, the upper trace closely
approximates the analytical model. Some error is seen in the lower trace which represents
the level 3 simulation.
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Figure 4.8 - Complete Schematic of 2 Quadrant Analog
Multiplier
Likewise, Figure 4.10b is the simulation result showing Gain vs. Vin2 with Vinl fixed at
0.5 V. Once again, the top trace is the level 1 simulation while the bottom trace is the level
3 simulation.
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Figure 4.9a - Vout vs. Vinl of the Monolithic 2-Quadrant
Analog Multiplier
Figure 4.9b - Vout vs. Vin2 of the Monolithic 2-Quadrant
Analog Multiplier
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Figure 4.11 is a plot illustrating the linearity of the monolithic two-quadrant analog
multiplier for various values ofV^j and Vin2 using a level 3 simulation. Figure 4.12 is a
plot illustrating the output of the circuitwhen a 10 kHz sinusoidal signal applied to Vinl is
modulated by a 1 kHz sinusoidal signal applied toV^. Once again, the simulation level is
3. An FFT analysis was performed on Figure 4.12 to identify the frequency content and is
shown in Figure 4.13. Three frequencies were found: the primary frequency of 10 kHz
and two sideband frequencies at 9 kHz and 11 kHz, as expected. The same circuit was
simulated at higher frequencies and found to perform with similar characteristics. The
signals used in this circuit simulation were a 5 MHz sinusoid modulated by a 500 kHz
sinusoid. Still higher frequencies (10MHzmodulated by 1 MHz) were simulated, but with
output signal quality degredation determined by examination of the FFT results.
Figure 4.11 - Vout vs. Vinl for Various Values of Vin2 for the
Monolithic 2-Quadrant Analog Multiplier
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Figure 4.14 illustrates the normalized frequency response of the monolithic analog
multiplier. The open-loop frequency response shown is the normalized frequency
response of Figure 4.4a for the operational amplifier circuit (refer to Figure 4.3b). The
normalized closed-loop frequency response curve shown corresponds to the complete
circuit shown in Figure 4.8. The actual 3-dB cut-off frequency is dependent upon Vin2 as
illustrated in Table 3.1. In this particular simulation example, the 3-dB cut-off frequency is
approximately 6MHzforV^ = 3V. According to Table 3.1, the theoretical 3-dB cut-off
frequency should be 10 MHz for Vin2 = 3V. The discrepancy can be attributed to the
approximations used to generate the theoretical model. Once again the theoretical model is
based on level 1 PSpice models rather than level 3.
Oi&sed Lbbpi
100K 1M
Frequency (Hz)
Figure 4.14 - Normalized Frequency Analysis of Open-Loop
Monolithic Operational Amplifier and Monolithic 2-Quadrant
Analog Multiplier
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4.4 Simulation of the Discrete Two-Quadrant Analog Multiplier
Figure 4.15 is a schematic of the discrete version of the analog multiplier. The simulation
results of this design are illustrated in this section. Experimental results will be given in
Chapter 5. The LMC6062 operational amplifier was selected because it is a CMOS device
which has similar characteristics to the CMOS monolithic operational amplifier. The
CD4007 device was selected because it was readily available. Since the source of each
transistor is internally connected to the substrate, it was necessary to use two individual
CD4007 devices. As a result, transistormismatches are present, affecting performance.
The LMC6062 PSpice model is readily available from National Semiconductor. The
CD4007 integrated circuit, on the other hand, is a very old technology and its PSpice model
was not directly available from National Semiconductor. After several phone conversations
with Fariborz Barman at National, we pieced together what we believed to be an accurate
PSpice model for the process. The PSpice model for the LMC6062 and the CD4007 are
shown in Appendices B.4 and B.5.
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Figure 4.15 - Schematic of Discrete 2-Quadrant Analog
Multiplier
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Figure 4.16a - Vout vs. Vjnl of the Discrete 2-Quadrant Analog
Multiplier
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Figure 4.16b - Vout vs. Vin2 of the Discrete 2-Quadrant Analog
Multiplier
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Figure 4.17a - Gain vs. Vinl of the Discrete 2-Quadrant Analog
Multiplier
Figure 4.17b - Gain vs. Vin2 of the Discrete 2-Quadrant Analog
Multiplier
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Chapter 5
Experimental Results
This chapter will discuss the experimental data collected and will compare it with the
theoretical analysis and simulations. The experimental circuit is shown in Figure 4.15.
The operational amplifier used for this circuit is an LMC6062 CMOS operational amplifier
from National Semiconductor. The linear resistor circuit is comprised of two N-channel
MOS transistors found in the CD4007 integrated circuit also available from National
Semiconductor. Due to problems associated with the substrate of the CD4007, it was
necessary to use two separate packages so that the sources of each transistor could be
isolated from each other and from the substrate.
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Figure 5.1a - Vout vs. Vinl of
Circuit Shown in Figure 4.15 for
in2 = 3 V.
Figure 5.1b - Vout vs. Vin2 of
Circuit Shown in Figure 4.15
for Vinl = IV.
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Figure 5.1a illustrates how Vout varies as Vinl changes from 0 to 5 volts while maintaining
V^ at a constant 3.0 volts. This figure shows that the measured data closely approximates
the theoretical. Specifically, the slope of the theoretical curve is 1.875 while the slope of the
measured curve is 1.932 yielding a percentage error is 2.95%. Since the power supply
voltages are 5 volts, the operational amplifier clips the output to the rail when
ViniVin2/VT>5V.
Also shown in Figure 5.1a are the experimental results when a single transistor is used in
the feedback loop of the operational amplifier as shown in Figure 2.2 (1Q Measured). In
this circuit, the output voltage, Vout, is not linear throughout the entire input range of V^.
In fact, it is linear only when Vml is less than approximately 0.6 V. It is non-linear at
voltages greater than 0.6 volts.
The simulation results of this circuit are shown in Figure 4.16a and are similar to the
experimental results. The slope of the level 1 simulation is approximately 1.5. The slope
of the level 3 simulation is approximately 1.75. The percentage error of the level 1 and
level 3 simulations to themeasured slope are 22% and 9.4%, respectively. Table 5.1 lists
the slopes with percentage errors from the experimental results.
Description Slope Error
Theoretical 1.875 2.95%
Level 1 Simulation 1.5 22%
Level 3 Simulation 1.75 9.4%
Experimental 1.932 n/a
Table 5.1 - Comparison of Vout Slopes for a Fixed Vin2
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A similar experiment can be conducted where Ymi is maintained at 1 volt while varying
Vin2. This experimental data is shown in Figure 5.1b. The plot shows some errors exist
between the theoretical data and the measured data. In this experiment, the slope of the
theoretical data curve is 0.604 while the slope of the measured curve is 1.07 (an error of
44%). The results of the level 1 simulation are shown in Figure 4.16b . The slope of this
simulation is approximately 0.675 which deviates from the measured value by 36.9%.
The slope of the level 3 simulation is approximately 1.0 (an error of approximately 7%).
Table 5.2 lists the slopes with percentage errors from the experimental results.
Description Slope Error
Theoretical 0.604 44%
Level 1 Simulation 0.675 36.9%
Level 3 Simulation 1.0 7%
Experimental 1.07 n/a
Table 5.2 - Comparison of Vout Slopes for a Fixed Vjnl
In both Table 5.1 and Table 5.2, significant errors are noticed both in the theoretical data
and the level 1 simulations when compared to the measured data. These errors were
expected and are explained in Chapters 3 and 4. To reiterate, the theoretical model is based
on the equations used for a level 1 simulation. Furthermore, the channel length modulation
parameter, X, is assumed to be negligible. For these reasons, there are errors in the
theoretical model whichmay be acceptable if a first order approximation is used. Although
the errors are significant, it should be noted that the two-transistor circuit satisfies the
requirement of being linear over a wider input range than the one-transistor circuit.
60
1 -
5-,
-Theoretical
-Measured
-1QMeasured
0 12 3
Vinl (V)
Figure 5.2a - Gain vs. Vlnl of
Circuit Shown in Figure 4.15 for
Vin2 = 3 V.
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Figure 5.2b - Gain vs. Vin2 of
Circuit Shown in Figure 4.15
for Vlnl = IV.
We have compared the experimental and theoretical output voltages of the circuit. It is also
interesting to compare gains. Figure 5.2a shows that the gain of the circuit utilizing a
single transistor in the feedback loop decreases significantly as Vinl increases. This fact
can be explained by referring to Figure 3.7. Only one transistor is being used and its IV
characteristic is not linear as Vg varies. As a result, the gain of the circuit varies. For
example, in this experiment, the gain varies from 1.385 to 2.30, a variability of 0.92. In
the two-transistor circuit, the gain of the circuit does not vary as widely as in the one
transistor circuit. In this example, the circuit gain varies from 2.5 to 2.187, a variability of
0.313. This represents almost a 3x improvement in gain flatness. The simulation results
are shown in Figure 4.17a. From this simulation, the variability of the level 1 simulation is
approximately 0.3 over the same input range. The variability of the level 3 simulation is
approximately 0.15. Table 5.3 lists the variabilities discussed above.
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Description Variability
One Transistor 0.92
Theoretical 0
Level 1 Simulation 0.3
Level 3 Simulation 0.15
Experimental 0.313
Table 5.3 - Comparison of Gain Variability for a Fixed Vjn2
A similar comparison can be done for Vinl equal to 1.0 volt with a variable Vin2. Table
5.4 lists the relevant slopes with percentage errors from the experimental results.
Description Slope Slope
One Transistor 1.07 0%
Theoretical 0.604 44%
Level 1 Simulation 0.675 36.9%
Level 3 Simulation 1.0 7%
Experimental 1.07 n/a
Table 5.4 - Comparison of Gain Slopes for a Fixed Vinl
Although there are discrepancies between the theoretical, simulated, and experimental data
as shown in the above tables, it is more important to note that the variability of the gain in
Figures 5.2a and 5.2b has improved over the single transistor implementation. Once again,
the errors can be attributed to first order approximations of the circuit, the assumption that
the channel length modulation parameter is negligible, and that there may be mismatches
between the PSpice process parameters and the actual circuit design. Since the process
parameters used are from old technologies though, they are the most up to date available
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from National Semiconductor. Another possible reason for the discrepancies is that there
may have also been mismatches between the two transistors used for the variable linear
resistor since each transistor was in a separate package.
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Chapter 6
Conclusions
6.1 General
A reasonably good first order approximation of a two quadrant analog multiplier was
presented in this thesis. The model is consistent with the Shichman and Hodges model
used by PSpice for level 1 simulations. Further, some errors are present as a result of
neglecting the channel length modulation parameter, X. In fact, it was found that if the
channel length modulation parameter were not ignored, an even better approximation can
be achieved.
Larger differences were identified when these results were compared to level 3 PSpice
simulation results and experimental results. These discrepancies are explained by the fact
that in level 3 simulations, semi-empirical data is used which takes into account process
geometries. In fact, the level 3 simulations were much more in line with experimental
results.
Although the discrepancies between the first order approximation and the experimental
results may be significant, it is important to note that the original goal of a wider input
dynamic range has been achieved. This is evident by the gain flatness curves that were
discussed in the previous chapters. By incorporating two transistors in the feedback
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network of an operational amplifier, it is possible to achieve a multiplier with a wider input
dynamic range than that achievable with a more common single transistor implementation.
6.2 Future Work
Certainly, it would be desirable to expand the operation of this two quadrant analog
multiplier into all four quadrants. Perhaps the switched capacitor implementation of
Patranabis and Ghosh [5] could be applied to this design.
The frequency analysis that was conducted in this thesis showed that the pole associated
with the variable linear resistor was at a very high frequency. The variable linear resistor
and the feedback resistor form a voltage divider with a gain of less than one. Therefore,
the pole is negligible assuming that the dimensions of the transistors used are reasonably
small. We therefore can conclude that the frequency response of the multiplier is only
limited by the operational amplifier's frequency response.
Based on this observation, it should be possible, using a bi-CMOS process, to design a bi
polar operational amplifier with a wide gain bandwidth product and incorporate a CMOS
variable linear resistor, taking advantage of the characteristics of CMOS technology to
achieve an analogmultiplier with wide input dynamic range.
Finally, it may be of interest to further study the sensitivity of the circuit to the channel
length modulation parameter, X. Perhaps an application such as Maple could be used to
accurately solve the complete algebraic equation which describes the circuit characteristics.
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Appendix B.l
Monolithic Variable Linear Resistor
CMOS IV FOR FIG. 4 . 2A - GEORGE A. HADGIS
.OPTIONS LIMPTS=15000 ITL5=0 ITL4=10000 RELTOL=0 . 02 PIVT0L=1E-16
.WIDTH=80
.MODEL CMOSN NMOS LEVEL=1 LD=0.203U TOX=0.0416U NSUB=1 . 74E15 VTO=0.8272
+ KP=50.6U GAMMA=0. 25118 PHI=0 . 6 UO=607.5 UEXP=0.0964
+ UCRIT=25186 DELTA=3.22 VMAX=63534 XJ=0.25U
+ LAMBDA=0.0182 NFS=1.59E12 NEFF=1 NSS=1E10 TPG=1
+ RSH=2 9.74 6 CGD0=254P CGS0=254P CGB0=395P CJ=91.5U
+ MJ=0.807 CJSW=515P MJSW=0.309 PB=0 . 8
*
* INPUT SIGNAL
*
VG 12 0 DC 5V
*
* GAIN CONTROL VOLTAGE
*
VIN2 400 0 DC 5V
*
* VOLTAGE CONTROLLED LINEAR RESISTOR
*
VE 300 0 DC -0.8272V
MR1 12 12 300 300 CMOSN L=6U W=6U
MR2 12 400 0 0 CMOSN L=6U W=6U
*
* TESTS TO RUN
*
.OP
.DC VG 0 5 0.25
*
* OUTPUT SECTION
*
.PRINT DC V(12) ID(MRl) ID(MR2)
.END
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Appendix B.2
Open-Loop Cascode Operational Amplifier
CASCODE OP-AMP OPEN-LOOP FOR FIG. 4.4a, 4.4b AND 4.5 - GEORGE A. HADGIS
.OPTIONS LIMPTS=30000 ITL5=0 ITL4=10000 RELTOL=0.1 PIVT0L=1E-16
.WIDTH=80
.MODEL CMOSN NMOS LEVEL=2 LD=0.203U TOX=0.0416U NSUB=1.74E15 VTO=0 . 8272
+ KP=50.6U GAMMA=0. 25118 PHI=0 . 6 UO=607.5 UEXP=0.0964
+ UCRIT=25186 DELTA=3.22 VMAX=63534 XJ=0.25U
+ LAMBDA=0.0182 NFS=1.59E12 NEFF=1 NSS=1E10 TPG=1
+ RSH=29.74 6 CGDO=254P CGSO=254P CGBO=395P CJ=91.5U
+ MJ=0.807 CJSW=515P MJSW=0.30 9 PB=0 . 8
.MODEL CMOSP PMOS LEVEL=2 LD=0.234U TOX=0.0416U NSUB=9.62E15 VTO=-0.9419
+ KP=18.3U GAMMA=0. 67212 PHI=0 . 6 UO=217.8 UEXP=0.241
+ UCRIT=58666 DELTA=1.3964 VMAX=277823 XJ=0.25U
+ LAMBDA=0.0486 NFS=1 . 37E12 NEFF=1.001 NSS=1E10 TPG=-1
+ RSH=66.056 CGDO=293P CGSO=293P CGBO=467P CJ=294U
+ MJ=0.545 CJSW=316P MJSW=0.282 PB=0 . 8
*
* POWER SUPPLIES
VDD 100 0 DC 5V
VSS 200 0 DC -5V
* INPUT SIGNAL
*
VINP 5 0 AC IV SIN(-88.11UV 0.2V 10KHZ)
*
* CASCODE OP AMP SUB-CIRCUIT
Vin+
Vin-
. SUBCKT CASCODE 0
Vo
12
Vdd
I
I
Vss
100 200
Ml 6 4 8 200 CMOSN L=4U W=312U
M2 7 5 8 200 CMOSN L=4U W=312U
M3 6 6 100 100 CMOSP L=4U W=44U
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M4 7 7 100 100 CMOSP L=4U W=44U
M5 8 3 200 200 CMOSN L=4U W=200U
M6 11 7 100 100 CMOSP L=4U W=110U
M7 13 10 200 200 CMOSN L=4U W=40U
M8 10 10 200 200 CMOSN L=4U W=40U
M9 9 6 100 100 CMOSP L=4U W=110U
MCI 12 2 13 200 CMOSN L=4U W=40U
MC2 12 1 11 100 CMOSP L=4U W=110U
MC3 10 1 9 100 CMOSP L=4U W=110U
*
* BIASING CIRCUIT
*
MB1 1 1 100 100 CMOSP L=4U W=16U
MB2 112 200 CMOSN L=4U W=4U
MB3 2 2 3 200 CMOSN L=4U W=26U
MB4 3 3 200 200 CMOSN L=4U W=300U
.ENDS
*
* CASCODE INSTANTIATION
*
XOA 5 0 12 100 200 CASCODE
*
* EXTERNAL LOAD COMPONENTS
*
CL 12 0 50PF
RL 12 0 10MEG
* TESTS TO RUN
*
.OP
.TF V(12) VINP
.DC VINP -0.05V 0.05V 100UV
.AC DEC 20 100HZ 1GHZ
*
* OUTPUT SECTION
*
.PRINT AC VP(12) VDB(12)
.PRINT DC V(12)
.END
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Appendix B.3
Unity-Gain Cascode Operational Amplifier
CASCODE OP-AMP UNITY GAIN FOR FIG. 4.6 AND 4.7 - GEORGE A. HADGIS
.OPTIONS LIMPTS=30000 ITL5=0 ITL4=10000 RELTOL=0 . 1 PIVT0L=1E-16
.WIDTH=80
LEVEL=2 LD=0.203U TOX=0.0416U NSUB=1.74E15 VTO=0.8272
KP=50.6U GAMMA=0. 25118 PHI=0 . 6 UO=607.5 UEXP=0.0964
UCRIT=25186 DELTA=3.22 VMAX=63534 XJ=0.25U
LAMBDA=0.0182 NFS=1.59E12 NEFF=1 NSS=1E10 TPG=1
RSH=29.746 CGDO=254P CGSO=254P CGBO=395P CJ=91.5U
MJ=0.807 CJSW=515P MJSW=0.309 PB=0 . 8
LEVEL=2 LD=0.234U TOX=0.0416U NSUB=9.62E15 VTO=-0.9419
KP=18.3U GAMMA=0. 67212 PHI=0 . 6 UO=217.8 UEXP=0.241
UCRIT=58666 DELTA=1.3964 VMAX=277823 XJ=0.25U
LAMBDA=0.0486 NFS=1.37E12 NEFF=1.001 NSS=1E10 TPG=-1
RSH=66.056 CGDO=293P CGSO=293P CGBO=467P CJ=294U
MJ=0.545 CJSW=316P MJSW=0.282 PB=0.8
.MODEL CMOSN NMOS
+
+
+
+
+
.MODEL CMOSP PMOS
+
+
+
+
+
* POWER SUPPLIES
*
VDD 100 0 DC 5V
VSS 200 0 DC -5V
* INPUT SIGNAL
*
VINP 5 0 AC IV SIN(-88.11UV 0.2V 10KHZ)
*
* CASCODE OP_AMP SUB-CIRCUIT
*
* Vin+
Vin-
I Vo
.SUBCKT CASCODE
*
I I
Vdd
I Vss
I I I
12 100 200
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Ml 6 4 8 200 CMOSN L=4U W=312U
M2 7 5 8 200 CMOSN L=4U W=312U
M3 6 6 100 100 CMOSP L=4U W=44U
M4 7 7 100 100 CMOSP L=4U W=44U
M5 8 3 200200 CMOSN L=4U W=200U
M6 11 7 100 100 CMOSP L=4U W=110U
M7 13 10 200 200 CMOSN L=4U W=40U
M8 10 10 200 200 CMOSN L=4U W=40U
M9 9 6 100 100 CMOSP L=4U W=110U
MCI 12 2 13 200 CMOSN L=4U W=40U
MC2 12 1 11 100 CMOSP L=4U W=110U
MC3 10 1 9 100 CMOSP L=4U W=110U
*
* BIASING CIRCUIT
*
MB1 1 1 100 100 CMOSP L=4U W=16U
MB2 112 200 CMOSN L=4U W=4U
MB3 2 2 3 200 CMOSN L=4U W=26U
MB4 3 3 200 200 CMOSN L=4U W=300U
.ENDS
*
* CASCODE INSTANTIATION
*
XOA 5 0 12 100 200 CASCODE
*
* EXTERNAL LOAD COMPONENTS
*
CL 12 0 50PF
RL 12 0 10MEG
*
* TESTS TO RUN
*
.OP
.TF V(12) VINP
.DC VINP -0.05V 0.05V 100UV
.AC DEC 20 100HZ 1GHZ
*
* OUTPUT SECTION
*
.PRINT AC VP(12) VDB(12)
.PRINT DC V(12)
.END
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Appendix B.4
National Semiconductor's Model for the LMC6062
*/
'
i
'
inn 1 1 1 limn i iiiiiiiiim 1 1 1 1 1 1 1 1 1 1 i i i 1 1 1 1 1nninm
*LMC6062 Precision CMOS Dual Micropower OP-AMP MACRO-MODEL
*i 1 1nn 1 1 1 1 1 1 1 1 1 1 iiiiiiiii in in innmmnun1 1mn1 1
*
* connections: non-inverting input
* I inverting input
* I I positive power supply
* III negative power supply
* I I I I output
IIIII
* IIIII
.SUBCKT LMC6062 1 2 99 50 40
*
*Features :
*Operates from single or dual supplies
*Rail-to-rail output swing
*Ultra low input current = lOfA
*Ultra low input offset voltage = lOOuV
*High voltage gain = 140dB
*
*NOTE: Model is for single device only and simulated
* supply current is 1/2 of total device current.
* Noise is not modeled.
* Asymmetrical gain is not modeled.
*
***************** INPUT STAGE* * ************
*
II 99 4 1U
Ml 5 2 4 99 MOSFET
R3 5 50 77.26K
M2 6 7 4 99 MOSFET
R4 6 50 77.26K
*Fp2=300 KHz
C4 5 6 3.433P
GO 98 9 6 5 54.916E-3
R0 98 9 IK
DPI 1 99 DA
DP2 50 1 DB
DP3 2 99 DB
DP4 50 2 DA
*For accurate lb , set GMIN<=1E-16 on .OPTIONS line.
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************COMMON MODE EFFECT***********
*
12 99 50 13U
* "Quiescent current
EOS 7 1 POLY(l) 16 49 100E-6 1
*Offset voltage A
R8 99 49 1.25MEG
R9 49 50 1.25MEG
*
***************P0LE STAGE***************
*
*Fp=370 KHz
G3 98 15 9 49 1E-3
R12 98 15 IK
C5 98 15 430. 15P
*
************** *poLE STAGE***************
*
*Fp=6.8 MHz
G5 98 18 15 49 1E-3
R14 98 18 IK
C6 98 18 23.405P
*
*********COMMON-MODE ZERO STAGE*********
*
*Fpcm=l KHz
G4 98 16 POLY(2) 1 49 2 49 0 2.812E-8 2.812E-
L2 98 17 159. 2M
R13 17 16 IK
*
************* * SECOND STAGE**************
*
EH 99 98 99 49 1
Gl 98 29 18 49 5.5611E-7
R5 98 29 65.33G
V2 99 8 1.0
DI 29 8 DX
D2 10 29 DX
V3 10 50 1.0
*
************* *OUTPUT STAGE**************
*
F6 99 50 VA7 1
*~Dynamic supply current
F5 99 35 VA8 1
D3 36 35 DX
VA7 99 36 0
D4 35 99 DX
El 99 37 99 49 1
VA8 37 38 0
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G6 38 40 49 29 12.5E-3
R16 38 40 119.698
V4 30 40 .77
D5 30 99 DX
V5 40 31 .77
D6 50 31 DX
*Fpl=.034 Hz
C3 29 39 28.57P
R6 39 40 IK
*
************** *MODELS USED**************
*
.MODEL DA D(IS=2E-14)
.MODEL DB D(IS=1E-14)
.MODEL DX D(IS=1E-14)
.MODEL MOSFET PMOS (VTO=-2 . 35 KP=1 . 6753E-4)
.ENDS
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Appendix B.5
National Semiconductor's Model for the CD4007
*in 1 1 1 1 n 1 1 1 1mmmm imminimmmmmmmi
* CD4007 model
*/'//7 III I
'
I
'
I'IIIII III III llll I IIIII I III IIIII III llllllllll III 1 1
*
.MODEL NMOS NMOS (LEVEL=3 VT0=1 . 6 KP=2 . 13E-5 GAMMA=1.161
+ PHI=0.648 W=177.8U L=8.89U
+ CGSO=2.43E-10 CGD0=2 . 43E-10 RSH=8 CJ=6.90E-5
+ MJ=0.5 CJSW=3.30E-10 MJSW=0.300 TOX=1100E-10
+ NSUB=40.0E14 NFS=1.00E10 XJ=2.27E-6 UO=1200
+ LD=0.190E-6 VMAX=13E4 THETA=0.100 ETA=0.250
+ KAPPA=0.5)
.MODEL PMOS PM0S(LEVEL=3 VT0=-1.6 KP=2.04E-5 GAMMA=0.410
+ PHI=0.540 W=381U L=8.89U
+ CGSO=2.43E-10 CGDO=2.43E-10 RSH=60 CJ=6.90E-5
+ MJ=0.5 CJSW=3.30E-10 MJSW=0.300 TOX=1100E-10
+ NSUB=5E14 NFS=1.00E10 XJ=2.27E-6 UO=670
+ LD=0.190E-6 VMAX=13E4 THETA=0.100 ETA=0.250
+ KAPPA=0.5)
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Appendix C
Monolithic Chip Layout
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